



## 1. Features

- n RoHS Compliant
- n  $R_{DS(ON),typ.}=2.4\Omega@V_{GS}=10V$
- n Low Gate Charge Minimize Switching Loss
- n Fast Recovery Body Diode

## 2. Applications

- n High Voltage Power Supplies
- n Capacitor Discharge
- n Pulse Circuits

## 3. Pin configuration



Pin	Function
1	Gate
2	Drain
3	Source

#### 4. Ordering Information

Part Number	Package	Brand
KNM62150A	TO-247	KIA

#### 5. Absolute maximum ratings

(T<sub>C</sub>= 25°C , unless otherwise specified)

Parameter	Symbol	Rating	Unit	
Drain-to-Source Voltage	V <sub>DSS</sub>	1500	V	
Gate-to-Source Voltage	V <sub>GSS</sub>	±30		
Continuous Drain Current	I <sub>D</sub>	11	A	
Pulsed Drain Current at V <sub>GS</sub> =10V	I <sub>DM</sub>	44		
Single Pulse Avalanche Energy	E <sub>AS</sub>	350	mJ	
Maximum Power Dissipation	P <sub>D</sub>	T <sub>C</sub> =25°C	312	W
		Derate above 25°C	2.5	W/°C
Soldering Temperature Distance of 1.6mm from case for 10 seconds	T <sub>L</sub>	300	°C	
Storage Temperature Range	T <sub>J</sub> &T <sub>STG</sub>	-55 to 150		

Caution: Stresses greater than those listed in the “Absolute Maximum Ratings” may cause permanent damage to the device.

#### 6. Thermal characteristics

Parameter	Symbol	Rating	Unit
Thermal Resistance, Junction-to-Case	R <sub>θJC</sub>	0.4	°C/W
Thermal Resistance, Junction-to-Ambient	R <sub>θJA</sub>	50	°C/W

## 7. Electrical characteristics

(T<sub>J</sub>=25°C, unless otherwise specified)







Parameter	Symbol	Test Conditions	Min	Typ	Max	Units
Drain-source breakdown voltage	BV <sub>DSS</sub>	V <sub>GS</sub> =0V, I <sub>D</sub> =250uA	1500	-	-	V
Drain-source leakage current	I <sub>DSS</sub>	V <sub>DS</sub> =1500V, V <sub>GS</sub> =0V	-	-	1	uA
		V <sub>DS</sub> =1200V, T <sub>C</sub> =125°C			500	uA
Gate-source forward leakage	I <sub>GSS</sub>	V <sub>GS</sub> =±30V, V <sub>DS</sub> =0V	-	-	±100	nA
Drain-source on-resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> =10V, I <sub>D</sub> =5.5A	-	2.4	3.2	Ω
Gate threshold voltage	V <sub>GS(TH)</sub>	V <sub>DS</sub> =V <sub>GS</sub> , I <sub>D</sub> =250uA	2.5	-	4.5	V
Gate Resistance	R <sub>g</sub>	f=1 MHz Gate DC Bias=0, Test signal level=20mV open drain	-	1.19	-	Ω
Input capacitance	C <sub>iss</sub>	V <sub>DS</sub> =25V, V <sub>GS</sub> =0V f=1MHz	-	3876	-	pF
Reverse transfer capacitance	C <sub>rss</sub>		-	170	-	pF
Output capacitance	C <sub>oss</sub>		-	195	-	pF
Total gate charge(10V)	Q <sub>g</sub>	V <sub>DD</sub> =750V, I <sub>D</sub> =11A V <sub>GS</sub> =0~10V	-	83.2	-	nC
Gate-source charge	Q <sub>gs</sub>		-	21.6	-	nC
Gate-drain charge	Q <sub>gd</sub>		-	25.4	-	nC
Turn-on delay time	t <sub>d(on)</sub>	V <sub>DD</sub> =750V, V <sub>GS</sub> =10V, R <sub>G</sub> =25Ω, I <sub>D</sub> =11A		62		ns
Rise time	t <sub>r</sub>			188		ns
Turn-off delay time	t <sub>d(off)</sub>			120		ns
Fall time	t <sub>f</sub>			158		ns
Continuous Source Current <sup>2)</sup>	I <sub>SD</sub>	Integral PN-diode in MOSFET			11	A
Pulsed Source Current <sup>2)</sup>	I <sub>SM</sub>		-	-	44	A
Diode forward voltage	V <sub>SD</sub>	I <sub>S</sub> =11A, V <sub>GS</sub> =0V,	-	-	1.5	V
Reverse Recovery Time	t <sub>rr</sub>	V <sub>GS</sub> =0V, I <sub>F</sub> =11A, dI <sub>F</sub> /dt=100A/μs	-	449	-	nS
Reverse Recovery Charge	Q <sub>rr</sub>		-	3.58	-	nC

Note:


1) T<sub>J</sub>=+25°C to +150°C

2) Pulse width ≤ 380us; duty cycle ≤ 2%.


8. Test circuits and waveforms




**Fig. 7. Capacitance**




**Fig. 8. Forward Voltage Drop of Intrinsic Diode**



**Fig. 9. Gate Charge**



**Fig. 10. Forward-Bias Safe Operating Area**



9. Test Circuits and Waveform




Fig. 1.1 Peak Diode Recovery dv/dt Test Circuit




Fig. 1.2 Peak Diode Recovery dv/dt Waveforms




Fig. 2.1 Switching Test Circuit




Fig. 2.2 Switching Waveforms




Fig. 3. 1 Gate Charge Test Circuit




Fig. 3 . 2 Gate Charge Waveform




Fig. 4.1 Unclamped Inductive Switching Test Circuit




Fig. 4.2 Unclamped Inductive Switching Waveforms